Appl. No. 09/828,600   PATENT
Amdt. dated August 4, 2004
Reply to Office Action of April 9, 2004

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings of claims in the application:

Listing of Claims:

1.   (Currently amended) A scalable processing system <u>having general purpose registers and a general purpose memory</u>, comprising:

a memory device that ~~includes~~ <u>is operative to store</u> a plurality of executable program instructions <u>in definable locations, each said executable program instruction being propagated through said memory device</u>, wherein <u>position of</u> each of said executable program instructions <u>in said memory device is associated with a current</u> ~~includes a~~ timetag ~~data field~~ <u>and each said timetag</u> ~~is~~ <u>indicative of the nominal sequential order of</u> <u>execution of</u> said associated executable program instructions; ~~and~~

a plurality of processing elements <u>distributed throughout said memory device,</u> ~~which are~~ <u>each of said processing elements being</u> configured and arranged to receive executable program instructions from <u>current positions of</u> said memory device, wherein each of said processing elements executes <u>said</u> executable <u>program</u> instructions <u>associated with said current position without regard to order</u> ~~having the highest priority~~; and

<u>a plurality of active stations associated with each of processing elements for enforcing programmatic ordering of said executable program instructions</u> as indicated by the state of said timetag ~~data field~~.

2.   (New) The method according to claim 1 wherein said program instructions are propagated in a linear sequence.

3.   (New) The method according to claim 1 wherein said program instructions are propagated in a block.

4.   (New) The method according to claim 1 wherein said program instructions are propagated in columns.

Appl. No. 09/828,600
Amdt. dated April 21, 2004
Reply to Office Action of April 9, 2004

PATENT

1   5.   (New) A scalable processing system having general purpose registers and

2   a general purpose memory, comprising:

3   a memory device that is operative to store a plurality of executable program

4   instructions in definable locations, each said executable program instruction being propagated

5   through said memory device, wherein position of each of said executable program instructions in

6   said memory device is associated with a current timetag and each said timetag is indicative of the

7   nominal sequential order of execution of said associated executable program instructions;

8   a plurality of processing elements distributed throughout said memory device,

9   each of said processing elements being configured and arranged to receive executable program

10   instructions from current positions of said memory device, wherein each of said processing

11   elements executes said executable program instructions associated with said current positions

12   without regard to order having the highest priority;

13   a plurality of active stations associated with each of said processing elements for

14   enforcing programmatic ordering of said executable program instructions as indicated by the

15   state of said timetag data field, each of said active stations having a dedicated timetag register for

16   capturing a temporally closest previous broadcast timetag value for comparison with a timetag of

17   a datum sharing a common address in the active station in order to accomplish at least one of the

18   following: a) to enforce said programmatic ordering, b) to link said instruction with a closest

19   previous related instruction as indicated by a common memory address in said general purpose

20   random access memory, a predicate address, or a register address in said general purpose

21   register, and c) to minimize dependencies among instructions.

1   6.   (New) A scalable general purpose processing system for assuring correct

2   processing of instructions according to a resource flow execution model, said system comprising:

3   a plurality of sharing groups;

4   a plurality of processing elements, each processing element being associated with

5   at least one sharing group, each processing element operative to generate an output result as a

6   result of executing a program instruction;

7   a plurality of spanning buses of uniform preselected segment length arranged in

8   columns, said spanning buses being of a column height which is independent of bus length;

9   a forwarding unit associated with each sharing group, each said forwarding unit

10   being operative to store an output result from a processing element, each said forwarding unit in

11   each column being coupled to monitor its corresponding level in an adjacent spanning bus

·12   segment;

13   a memory device coupled to said spanning buses operative to store a plurality of

14   executable program instructions, wherein each of said executable program instructions includes a

.15   timetag data field indicative of the nominal sequential order of said associated executable

16   program instructions; and

17   a plurality of active stations, each of said active stations for holding a single one

18   of said program instructions, said plurality of active stations forming one said sharing group, and

19   each said forwarding unit in a column being coupled to each said sharing group in said column,

20   each of said processing elements being configured to receive said executable

21   program instructions from said memory device, wherein each of said processing elements is

22   operative to execute any of said executable program instructions as soon as its operand is

23   acquired thereby generating an output result, whereby a plurality of executable program

24   instructions are executed in parallel during each instruction cycle.

1   7.   (New) The processing system according to claim 6 wherein said spanning

2   buses are arranged in end-to-end fashion.

1   8.   (New) The processing system according to claim 6 wherein said timetag

2   data field is limited in length in order to permit reuse of values.

1   9.   (New) The processing system according to claim 7 wherein said spanning

2   bus columns are coupled in a loop.

1   10.   (New) A scalable processing system, comprising:

Appl. No. 09/828,600
Amdt. dated August 4, 2004
Reply to Office Action of April 9, 2004

PATENT

2   a memory device that is operative to store a plurality of executable program

3   instructions in definable locations, each said executable program instruction being propagated

4   through said memory device;

5   a plurality of processing elements, each of said processing elements associated

6   with an output result that is produced as a result of executing one of said executable program

7   instructions;

8   a plurality of active stations, each of said active stations for holding a single one

9   of said program instructions, each of said active stations being associated with at least one of

10   said processing elements for execution of said single program instruction; and

11   a spanning bus structure configured to couple at least some output results

12   associated with said processing elements to at least some of said active stations, each output

13   result having a timetag and an address associated with it,

14   each of said active stations comprising at least one input, said input having a

15   timetag and an address associated with it, said input being associated with execution of said

16   single program instruction,

17   each active station further comprising:

18   first comparison logic operative to compare said timetag associated with

19   its input with said timetag associated with an output result on said spanning bus and to

20   produce a first comparison result;

21   second comparison logic operative to compare said address associated

22   with its input with an address associated with an output result on said spanning bus and to

23   produce a second comparison result; and

24   firing logic operative to issue said single program instruction to one of

25   said processing elements multiple times, each time being based on said first comparison

26   result and said second comparison result.

1   11.   (New) The processing system of claim 10, wherein said spanning bus is

2   further configured to couple outputs of one or more active stations to other active stations.

Appl. No. 09/828,600
Amdt. dated April 21, 2004
Reply to Office Action of April 9, 2004

PATENT

1   12.   (New) The processing system of claim 10, wherein said timetags are

2   indicative of a nominal sequential order of execution of said associated executable program

3   instructions.

1   13.   (New) The processing system of claim 10, wherein said active station

2   further comprises third comparison logic operative to compare a value of said input to a value of

3   an output result on said spanning bus and to produce a third comparison result, said firing logic

4   further operative to issue said program instruction to one of said processing elements multiple

5   times, each time being based on said first comparison result, said second comparison result, and

6   said third comparison result.

1   14.   (New) The processing system of claim 10 wherein said input is a datum

2   that is used as an operand by said single program instruction.

1   15.   (New) The processing system of claim 14 wherein said datum is content

2   of a register and said address associated with said process input is information that identifies said

3   register.

1   16.   (New) The processing system of claim 10 wherein said input is a

2   predicate that is used by a processing element to determine whether said single program

3   instruction is executed.